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Abstract—In error-tolerant applications, approximate adders
have been exploited extensively to achieve energy efficient system
designs. Mean error distance is one of the important error metrics
used as a performance measure of approximate adders. In this
work, a fast and efficient methodology is proposed to determine
the exact mean error distance in approximate lower significant
bit adders. A detailed description of the proposed algorithm
along with an example has been demonstrated in this paper.
Experimental analysis shows that the proposed method performs
better than existing Monte Carlo simulation approach both in
terms of accuracy and execution time.
I. INTRODUCTION
In recent years, approximate computing has come forth
as an encouraging solution to counter the rapid increase in
energy consumption in modern-day applications like image
processing and machine learning [1]. Approximate computing
targeted for error-tolerant applications introduces selective
approximation in arithmetic computations, which causes an
occasional deviation from the theoretical output while achiev-
ing significant improvements in area, delay, and power. Adders
being the key functional component in most of the error-
tolerant applications have attracted a significant amount of
research interest in this aspect [2]–[7].
Approximate adders can be classified into two broad cat-
egories: Block-based approximate adders and approximate
lower significant bit (LSB) adders. In block-based adders,
the sum of each bit is calculated from speculative carry
bits computed from previous LSB inputs [8]. The concept
of block-based adders has originated from the principle that
the probability of longer carry propagation is quite low for
random input conditions [2]. Examples of such type of adders
are almost correct adder (ACA), error-tolerant adder, carry
skip adder, carry speculative adder [9]–[12]. On the other
hand, in approximate LSB adders, the full adders in LSB
positions are replaced with approximate adders. The full-
adders in most significant bit positions are kept accurate. The
approximate LSB adder includes lower-part OR adder (LOA)
and approximate mirror adders (AMA) as examples [4], [5],
[13]. The block-based adders have high speed compared to
approximate LSB adders. However, approximate LSB adders
are comparably more hardware and power efficient [14].
Various error-metrics have been introduced in literature
to evaluate the efficiency of approximate adders along with
traditional performance metrics such as area, delay and power
[15]. The error metrics include error rate (ER), mean error
distance (MED), mean square error distance (MSED), mean
relative error distance (MRED). For image processing appli-
cations, peak-signal-to-noise-ratio (PSNR) is typically used as
a performance measure to evaluate image quality. It has been
found that PSNR has higher dependence on error metric MED
as compared to the ER [16]. Though the approximate LSB
adders have a very high ER compared to block based adders,
the analysis presented in [14] shows that they have a moderate
MED.
It is imperative to evaluate error statistics of various approx-
imate adders for selecting an optimum design for a certain
application. Several approximate circuit synthesis techniques
have been proposed in literature where error metrics such as
ER, MED are used as a constraining factor [17]–[19]. One of
the biggest challenge is fast and accurate evaluation of error
metrics. An exact MED calculation would require computation
for all possible input combinations i.e 22n iterations for n-
bit addition. For example, calculation of MED for a 12-
bit adder requires a simulation time of roughly 20 seconds
running on Intel I5@3.2GHz processor core. Time-consuming
exhaustive simulation can be avoided by adopting Monte
Carlo sampling technique which provides near-exact measures
of error metrics related to approximate adder designs [16],
[20]. Accurate methods to calculate error statistics in block
based adders are presented in [21] and [22]. However, to
the best of our knowledge, no analysis has been presented
in existing literature which shows accurate computation of
error characteristics in approximate LSB adders. In this article,
we propose a novel accurate and efficient approach of MED
calculation in approximate LSB adders.
The paper is structured as follows.The algorithm for MED
computation in approximate LSB adders is presented in Sec-
tion II. An example for MED calculation of 2-bit approx-
imate adder is also illustrated in this section. Analysis of
the proposed algorithm in terms of iteration count and run-
time is carried out in section III. Section IV summarizes the
contribution of this paper.
II. NOVEL FAST AND ACCURATE MED COMPUTATION
APPROACH
Error distance (ED) is defined as the absolute difference
between the accurate computation result and the approximate
result. The ED value averaged over all possible input combi-
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nations gives the mean error distance (MED) parameter. MED
for n-bit adder is given by
MED =
∑22n
i=1 EDi
22n
where ED = |SUMACC − SUMAPP | .
(1)
ED is the absolute error distance whereas SUMACC and
SUMAPP are the results of the accurate and the approximate
addition of two n-bit inputs respectively. The generalized
approximate LSB adder configuration considered for the MED
computation is shown in Fig. 1. An n-bit approximate adder
can be composed of m-bit approximate adders and (n−m)-
bit accurate adder. Each m-bit approximate adder can be
composed of several uniform k-bit approximate sub-adders
with variable configurations.
A0 B0Ak-1 Bk-1
S0Sk-1
SUBADDER
(0)Cm-K-1
Am-kAm-1 Bm-1
Sm-KSm-1
SUBADDER
(m/k)-1Cn-m-1
An-mBn-mAn-1 Bn-1
Sn-mSn-1
Accurate
Adder
Bm-k
Ck
Approximate Adder
Fig. 1: Generalized approximate LSB adder configuration
A. Proposed Algorithm MED Cal
Algorithm 1: MED Cal
Input : m;k;
Truth table : Accurate Adder,Approximate Adder.
Output: MED.
1 Initialize 4 matrices LMAT00 = |10|, LMAT01 = |00|, LMAT10 =
|00|, LMAT11 = |00|.
2 Set LMAT00, LMAT01, LMAT10, LMAT11 as Input Matrices
3 for i = 0 to m
k
− 1 do
/* define p = i×k; q = (i+ 1)× k − 1 */
4 Initialize all elements of 4 output matrices HMAT00,
5 HMAT01, HMAT10, HMAT11 of size (2q+1 × 2) to 0
6 for all possible inputs {Ak−1:0Bk−1:0} do
7 for all possible input carry conditions {CinECinA}
/* {CinECinA} = {00} if i=0 */
8 do
9 Compute CoutE, SumEq:p, CoutA, SumAq:p.
10 Compute Sum Difference();
11 Update Matrix Elements();
12 Set HMAT00, HMAT01, HMAT10, HMAT11 as Input
13 Matrices LMAT00, LMAT01, LMAT10, LMAT11
14 Calculate MED();
The main objective of our proposed algorithm is to build
a 2-D memory database of size M × 2. The parameter M
corresponds to the maximum absolute difference possible
for an n-bit adder with m LSB approximated which gives
M = 2m+1. Four such memory elements generically named
as MAT {CoutE CoutA} as shown in Fig. 2a are created
for four different carry-out conditions of mth bit. CoutE
and CoutA represent exact and approximate carry-out bits
respectively. Each of the row indices represent the differences
between accurate and approximate addition for a certain
combination of n-bit input A and B. The elements in the
matrix refer to the number of input combination of A and
B that has the sum difference equal to the row index value.
The first column specifies the positive difference while the
second column indicates a negative difference in sum. The
generalized memory structure of the final MAT matrix is
shown in Fig. 2b. The MED calculation approach proceeds
from LSB to MSB bits of adder. We can consider the initial
difference in sum between accurate and approximate adder
as 0 by assuming m = −1. Hence, four matrices of size
(2−1+1×2) i.e (1×2) are initialized. As we gradually approach
towards higher significant bits from 0th bit to mth bit, the
matrix size also grows accordingly from (1×2) to (2m+1×2).
The proposed algorithm MED Cal (Algorithm 1) computes
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Fig. 2: (a) Various carry-in conditions (b) Generalized matrix
structure
the MED of a generalized approximate LSB adder. The inputs
to the algorithm are m and k which are defined earlier. The
approximate and accurate adder functionality are also given as
inputs in the form of a truth table. LMAT and HMAT , which
are matrices of type MAT act as input and output matrices
for each iteration of outermost for loop of MED Cal. All
steps of the algorithm are illustrated below:
• STEP-1{Lines 1-2}:Initially, four matrices LMAT00,
LMAT01, LMAT10, LMAT11 are initialized to |10|,
|00|, |00| and |00| respectively which would act as an
input matrix for the 1st iteration. Zero carry-in bit is
considered for both accurate and approximate adder. This
is the reason why the value stored at (0, 0) index of matrix
LMAT00 is kept at 1.
• STEP-2{Lines 3-5}: In this step, four output matrices
HMAT00, HMAT01, HMAT10, HMAT11 are de-
fined, and all the elements of the matrices are initialized
to zero. The size of the matrix is given as 2k(i+1) × 2,
where i is the loop counter variable. The MSB and LSB
of the approximate k-bit sub-adder considered in current
iteration are represented by q and p respectively.
• STEP-3{Lines 6-9}: Next, all possible input combi-
nations of k-bit adder are generated. For each input
combination, the output of accurate and approximate
adder is computed for 4 different carry-in conditions.
The various outputs that are determined in this step
includes accurate sum (SumEk−1:0), approximate sum
(SumAk−1:0), accurate carry (CoutA), and approximate
carry(CoutE).
• STEP-4{Line 10}: The Compute Sum Difference()
function then evaluates differences in the accurate and
approximate sum using Eqn.2.
diff =
q∑
j=p
2j(SumEj − SumAj) (2)
• STEP-5{Lines 11-12}: After diff is computed,
the function Update Matrix Elements() updates
HMAT matrices by adding elements from input LMAT
matrices in each iteration. The input matrix is given
by LMAT {CinECinA} where {CinE,CinA} corre-
sponds to one of the four possible input carry conditions
{00;01;10;11}. On the other hand, the output matrix is
identified as HMAT {CoutECoutA} where CoutE
and CoutA are the carry out bits generated from re-
spective k-bit accurate and approximate adder. An index
mapping from input to output matrix has to be performed
in this step before the contents of the LMAT matrix are
added to HMAT matrix. Eqn. 3 illustrates the index map-
ping operation. The rows and column indices of LMAT
matrix are represented by r and c where r ∈ [0, 2p] and
c ∈ [0, 1]. After completion of each iteration, the HMAT
matrices are set as new input matrices LMAT .
LMAT (r, c)→ HMAT (r, c) if diff = 0
LMAT (r, 0)→ HMAT (diff + r, 0) }
if diff > 0
LMAT (r, 1)→ HMAT (diff − r, 0)
LMAT (r, 0)→ HMAT (|diff + r| , 1) }
if diff < 0
LMAT (r, 1)→ HMAT (|diff − r| , 1)
(3)
• STEP-6{Line 13}: The steps 2− 5 are then repeated mk
times until we get 4 matrix each of size M×2. The error
distance for the final matrix HMAT{CoutECoutA}
is then evaluated using function Calculate MED().
The cumulative ED for any matrix of type shown in
Fig. 2b can be calculated using Eqn. 4. The param-
eter µ in this equation equals to +1 and −1 for
unsigned number and signed numbers respectively. If
EDtot00, EDtot01, EDtot10, EDtot11 corresponds to the
cumulative ED computed from HMAT00, HMAT00,
HMAT00, HMAT00 respectively, the final MED then
can be computed using Eqn. 5.
EDtot =

((P
0
+ N
0
) × 0) + ((P
1
+ N
1
) × 1) + . . .
+((P
M−1 + NM−1 ) × (M − 1)) if CoutE = CoutA
|µ2m (CoutE − CoutA)(P0 + . . . + PM−1 + N0 + . . .
+N
M−1 ) + ((P0 − N0 ) × 0) + ((P1 − N1 ) × 1) + . . .
+((P
M−1 − NM−1 ) × (M − 1))| if CoutE 6= CoutA
(4)
MED =
EDtot00 + EDtot01 + EDtot10 + EDtot11
22m
(5)
For a clear understanding of the algorithm, an example is
presented for MED computation of an unsigned approximate
adder with m = 2, k = 1 and Cin = 0. This assumption leads
to a 2-bit approximate adder with an LSB half-adder and an
MSB full-adder. The truth-table of LSB and MSB adder of
a random 2-bit approximate adder example are illustrated in
Table. I. Since initial carry-in is fixed to zero, there will be
only one carry-in condition resulting in 4 iterations for i = 0.
For i = 1, there will be 16 iterations, 4 iteration for all possible
4 carry-in conditions. All the iterative steps are presented in
Table II.
TABLE I: Truth table: 2-bit approximate adder example
Cin A1 B1 Cout S1
0 0 0 0 0
A0 B0 Cout S0 0 0 1 0 1
0 0 0 0 0 1 0 1 1
0 1 1 0 0 1 1 1 1
1 0 0 1 1 0 0 0 1
1 1 1 1 1 0 1 1 0
1 1 0 1 1
1 1 1 1 0
TABLE II: An example for MED calculation of 2-bit approx-
imate adder
Iteration
No.
Loop
counter (i)
Input Matrix
{CinECinA}
Inputs
Ai Bi
Exact
CoutE SumE
Approx
CoutA SumA
diff MatrixOperation
Unchanged
Matrices
1 0 LMAT00 00 00 00 0 HMAT00=
∣∣∣∣ 0+1 00 0
∣∣∣∣ HMAT01HMAT10
HMAT11
2 0 LMAT00 01 01 10 1 HMAT01=
∣∣∣∣ 0 00+1 0
∣∣∣∣ HMAT00HMAT10
HMAT11
3 0 LMAT00 10 01 01 0 HMAT00=
∣∣∣∣ 1+1 00 0
∣∣∣∣ HMAT01HMAT10
HMAT11
4 0 LMAT00 11 10 11 -1 HMAT11=
∣∣∣∣ 0 00 0+1
∣∣∣∣ HMAT00HMAT01
HMAT10
5 1 LMAT00 00 00 00 0 HMAT00=
∣∣∣∣∣∣∣
0+2 0
0+0 0+0
0 0
0 0
∣∣∣∣∣∣∣
HMAT01
HMAT10
HMAT11
6 1 LMAT01 00 00 01 -2 HMAT00=
∣∣∣∣∣∣∣
2 0
0 0+1
0 0+0
0 0+0
∣∣∣∣∣∣∣
HMAT01
HMAT10
HMAT11
7 1 LMAT10 00 N/A N/A N/A N/A All matrices
8 1 LMAT11 00 01 01 0 HMAT00=
∣∣∣∣∣∣∣
2+0 0
0+0 1+1
0 0
0 0
∣∣∣∣∣∣∣
HMAT01
HMAT10
HMAT11
9 1 LMAT00 01 01 01 0 HMAT00=
∣∣∣∣∣∣∣
2+2 0
0+0 2+0
0 0
0 0
∣∣∣∣∣∣∣
HMAT01
HMAT10
HMAT11
10 1 LMAT01 01 01 10 2 HMAT01=
∣∣∣∣∣∣∣
0 0
0+0 0
0+0 0
0+1 0
∣∣∣∣∣∣∣
HMAT00
HMAT10
HMAT11
11 1 LMAT10 01 N/A N/A N/A N/A All matrices
12 1 LMAT11 01 10 10 0 HMAT11=
∣∣∣∣∣∣∣
0+0 0
0+1 0+0
0 0
0 0
∣∣∣∣∣∣∣
HMAT00
HMAT01
HMAT10
13 1 LMAT00 10 01 11 0 HMAT01=
∣∣∣∣∣∣∣
0+2 0
0+0 0+0
0 0
1 0
∣∣∣∣∣∣∣
HMAT00
HMAT10
HMAT11
14 1 LMAT01 10 01 11 0 HMAT01=
∣∣∣∣∣∣∣
2+0 0
0+1 0+0
0 0
1 0
∣∣∣∣∣∣∣
HMAT00
HMAT10
HMAT11
15 1 LMAT10 10 N/A N/A N/A N/A All matrices
16 1 LMAT11 10 10 11 -2 HMAT11=
∣∣∣∣∣∣∣
0 0
0 1+0
0 0+0
0 0+1
∣∣∣∣∣∣∣
HMAT00
HMAT01
HMAT10
17 1 LMAT00 11 10 11 -2 HMAT11=
∣∣∣∣∣∣∣
0 0
0 1+0
0 0+2
0 1+0
∣∣∣∣∣∣∣
HMAT00
HMAT01
HMAT10
18 1 LMAT01 11 10 10 0 HMAT11=
∣∣∣∣∣∣∣
0+0 0
0+1 1+0
0 2
0 1
∣∣∣∣∣∣∣
HMAT00
HMAT01
HMAT10
19 1 LMAT10 11 N/A N/A N/A N/A All matrices
20 1 LMAT11 11 11 10 2 HMAT11=
∣∣∣∣∣∣∣
0+0 0
1+1 1+0
0 2
0 1
∣∣∣∣∣∣∣
HMAT00
HMAT01
HMAT10
Four 2 × 2 matrices HMAT00, HMAT01, HMAT10,
HMAT110 are initialized to zero. The four matrix ele-
ments correspond to a difference of +0,−0,+1,−1 between
exact and approximate adders. For 1st iteration, 00 input
condition is considered for which carry-out for both ac-
curate and approximate adder is 0. Hence, the matrix to
be modified is HMAT00. The difference of the sum bit
defined as 2i(SUME − SUMA) computes to 0 correspond-
ing to the HMAT00[0, 0] index position. Element 1 in in-
put matrix HMAT00[0, 0] index position is then copied to
HMAT00[0, 0]. Thus new HMAT00 becomes |1 0 ; 0 0|2×2
which means there is one input combination with zero dif-
ference while producing a 0 carry-out bit in both exact and
approximate adder. All the other matrices remains unchanged.
Similar operations are performed for next 3 possible input
combinations. After 4 iterations, one can observe that only 3
matrices are modified which would then be used in subsequent
iterations as input matrices. For i = 1, four 4 × 2 new
matrices HMAT00, HMAT01, HMAT10, HMAT11 are
initialized to zero. Here, the 0th column index positions refer
to sum difference of +0,+1,+2,+3 while 1st column index
positions correspond to sum difference of −0,−1,−2,−3
between exact and approximate adder. Let us consider an
intermediate iteration step 6. In this step, an input combination
of 00 is considered for MSB with exact carry-in of 0 and
approximate carry-in of 1. Hence, LMAT01 is used as an
input matrix. The carry-out bits for such a combination is 0
for both exact and inexact additions. Hence, a matrix operation
is performed on the HMAT00 matrix. The difference is
computed as -2. The [0, 0], [1, 0], [1, 1] index position element
of LMAT01 is added to [1, 2], [1, 1], [1, 3] index position
element of HMAT00 respectively (refer Eqn. 3). For instance,
the [1, 0] index position of LMAT00 correspond to difference
of +1. The new difference calculated after iteration 6 would
be −2 + 1 = −1 which represents the [1, 1] index position.
Hence, the element 1 in [1, 0] index of LMAT01 is added to
[1, 1] index of HMAT00. All the remaining iterations follow
the same principle. It should be noted that no operation is
performed during iterations 7, 11, 15, 19 since those iterations
correspond to an invalid exact and approximate carry-in com-
bination of {1 0}.
III. EXPERIMENTAL RESULTS AND ANALYSIS
MED calculation using exhaustive simulation method have
a time complexity of O(22m). On the contrary, the asymptotic
runtime of our MED computation method is O(m) for k  m.
The total number of iterations can be represented using Eqn.
6. We can observe that as k → m, the number of iterations
becomes comparable to the exhaustive method. However, k is
typically 1 for well-known LSB approximate adders such as
LOA and AMA. For our experiments and analysis, we have
considered k = 1.
No. of iterations =
m
k
(22k+2) (6)
Runtime Speed− up = MC sampling method runtime
Proposed method runtime
(7)
The proposed algorithm is implemented in C++ to evaluate the
MED parameter of approximate LSB adders. Several 16-bit
and 32-bit approximate LSB adders are generated randomly
whose MED value is then computed using our proposed
method. We have compared the simulation runtime of our
method with the Monte-Carlo (MC) sampling method pre-
sented in [20]. All the simulations are done in Linux operating
system environment with Intel I5@3.2GHz processor core.
Fig. 3a and Fig. 3b shows the speed-up in runtime (Eqn. 7)
of the proposed method compared to MC sampling method
with samples(S) equal to 212 and 216 respectively for the
16-bit adder. The results are plotted for different values of
m = 6, 8, 10, 12. Similarly, the results for 32-bit adder with
m = 10, 12, 14, 16 are also represented in Fig. 3c and Fig.
3d for S equal to 216 and 220 respectively. Since the MC
sampling method only provides an estimate of the actual
MED value, there would be some finite error in the calculated
MED. The error distribution of calculated MED using MC
sampling method in log2 scale is also plotted in the form
of box plots. We have considered random 5000 approximate
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(a) n = 16, k = 1, S = 212
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(b) n = 16, k = 1, S = 216
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(d) n = 32, k = 1, S = 220
Fig. 3: Speed-up in runtime of proposed method as compared
to MC sampling method
LSB adders for each case to plot the error distribution. The
maximum, minimum, median, first and the third quartile of the
MED error distribution is shown for MC sampling method. It
can be observed that the proposed method provides higher
speed-up for all values of m considered. Since the number
of iterations in Med Cal increases with m; there is also
a decrease in the speed. However, at the same time as m
increases, the error in the MC sampling method also increases
as shown by the plots. Experimental results show that our
proposed method is approximately 25 times faster than MC
sampling method with 216 samples for n = 16 and m = 12.
Compared to our accurate technique, MC sampling method
have an error median of 4 with maximum absolute error
as 23 for 5000 approximate LSB adder cases. Similarly for
n = 32 and m = 16, the proposed method is roughly 2 and
34 times faster compared to MC sampling method with 216
and 220 samples respectively. The respective median error for
MC sampling method is 35 and 16.21, whereas the maximum
error observed was 80 and 45 respectively. The number of
exhaustive simulations required for m equal to 6, 8, and 10
is 212, 216, and 220 respectively. Hence, there is no error for
respective sample size which is shown by the absence of MED
error distribution plot in Fig. 3a, 3b, and 3c.
IV. CONCLUSIONS
This article has proposed a new efficient algorithm to
determine accurate MED of approximate LSB adders. The
execution time of the proposed method has a linear depen-
dence on the number of LSBs approximated, thus making
it much faster than the exhaustive technique. Experimental
analysis shows that for k taken as unity, the proposed method
is superior to MC sampling method. The developed MED
evaluation technique can be modified to compute other errors
metrics such as ER, MSED, MRED for approximate LSB
adders. In future, we wish to extend our work by developing
algorithms which would compute and analyze all error metrics
related to approximate LSB adders.
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